Subclass	Class

## Best Ávailable Copy

PATENT	NOWBER	
×		
2	•	

U.S. UTILITY Patent Application

O.I.P.E. SCANNED

PATENT DATE

	•					
APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER	
09/760645	F	79/6	5	2123	Thomson	
	ung ng Lee ook Jeon				17 - Esp.	

Apparatus and method for verifying a logic function of a semiconductor chip

PTO-2040 12/99

	ISSUING C	LASSIF	ICATIO	N		- 411 1	, yl		
ORIGINAL	10001144	ISSUING CLASSIFICATION  CROSS REFERENCE(S)							
CLASS SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BL				LOCK),			
							. C		
INTERNATIONAL CLASSIFICATION									
							2 2 2 mg		
	,		***		100 CA 1 TH	100 T W. K.			
						edition			
		7				\$			
			- □	Continued on	Issue Slip	Inside File Ja	cket		
		<del>                                     </del>		۸.	33.6	-X 6"2	7		

TERMINAL DISCLAIMER		DRAWINGS		CLAIMS ALLOWED		
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Cläims	Print Claim for O.G.	
	<u> </u>	<del></del>		NOTICE OF ALI	LOWANCE MAILED	
The term of this patent subsequent to(date) has been disclaimed.	(Assistant Examiner) (Date)					
The term of this patent shall						
not extend beyond the expiration date of U.S Patent. No.				ISSUE FEE		
			0	Amount Due	Date Paid	
	(Primary	Examiner)	(Date)			
☐ The terminalmonths of				ISSUE BA	TCH NUMBER	
this patent have been disclaimed.	(Legal Instru	nents Examiner)	(Date)			
WARNING: The information disclosed herein may be re Possession outside the U.S. Patent & Trade	stricted: Unauthorized	d disclosure may be	prohibited by the	United States Code Title ctors only.	35, Sections 122, 181 and 36	